

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
29 March 2001 (29.03.2001)

PCT

(10) International Publication Number
WO 01/22344 A1

(51) International Patent Classification⁷: G06G 7/06,
H03F 3/45

4319 Northwest Boxwood Drive, Corvallis, OR 97330
(US). YANG, Yaohua; 2412 Remington Drive, West
Linn, OR 97068 (US).

(21) International Application Number: PCT/US00/26180

(22) International Filing Date:
22 September 2000 (22.09.2000)

(74) Agent: ASCOLESE, Marc, R.; Skjerven Morrill
MacPherson LLP, Suite 700, 25 Metro Drive, San Jose,
CA 95110 (US).

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/155,512 22 September 1999 (22.09.1999) US

(71) Applicant: LATTICE SEMICONDUCTOR CORPO-
RATION [US/US]; 5555 N.E. Moore Court, Hillsboro, OR
97124-6421 (US).


(81) Designated States (*national*): AE, AL, AM, AT, AU, AZ,
BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK,
DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL,
IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU,
LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT,
RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA,
UG, UZ, VN, YU, ZA, ZW.

(72) Inventors: GORECKI, James, L.; 2484 NE Jamie Drive,
Hillsboro, OR 97124 (US). GAZELEY, William, G.;

(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian
patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European
patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,

[Continued on next page]

(54) Title: DOUBLE DIFFERENTIAL COMPARATOR AND PROGRAMMABLE ANALOG BLOCK ARCHITECTURE US-
ING SAME



(57) Abstract: A double differential comparator can be efficiently implemented utilizing a first comparator stage having a folded cascode with floating gate input terminals and clamped single-ended output, and a capacitively coupled input stage for transferring a weighted sum of input signals to the floating gates of the first comparator stage. Additionally, the double differential comparator can be integrated into fully differential programmable analog integrated circuits. Such fully differential programmable analog integrated circuits can also include a differential output digital-to-analog converter to be used with or without the double differential comparator.

WO 01/22344 A1



IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

— *With international search report.*

DOUBLE DIFFERENTIAL COMPARATOR AND PROGRAMMABLE ANALOG BLOCK ARCHITECTURE USING SAME

This application claims the benefit of U. S. Provisional Application No. 60/155,512, filed September 22, 1999, under 35 U.S.C. § 119 (e). The above-
5 referenced provisional application is hereby incorporated by reference herein in its entirety.

BACKGROUND OF THE INVENTION

Field of the Invention

This invention relates to analog signal processing, and more particularly to
10 comparators for analog signal processing and programmable integrated circuits that perform analog processing.

Description of the Related Art

Typically, analog integrated circuits are designed to receive one or more analog input signals, and process those signals by performing specific functions such as
15 amplification, attenuation, filtering, integration, addition and subtraction. These functions usually dictate the topology of the analog integrated circuit. For example, the topologic arrangement of operational amplifiers and resistors are adjusted to provide either inverting or non-inverting gain. Every topology has specific noise, distortion and offset voltage sensitivities. Changing an analog circuit's function often requires a
20 change in the topology of the analog circuit, which in turn changes the noise, distortion and offset voltage characteristics of the circuit.

An analog integrated circuit with a programmable analog circuit block architecture permits change in a function of the analog circuit without changing the topology of the circuit elements, thereby reducing changes in voltage offset and
25 distortion created by changes in topology. Examples of such analog integrated circuit architectures can be found in U.S. Patent No. 5,574,678, entitled "Continuous Time

Programmable Analog Block Architecture,” by James L. Gorecki, (the “Gorecki patent”) which is incorporated herein by reference in its entirety.

Programmable analog integrated circuits such as those disclosed in the Gorecki patent, typically include analog circuit blocks interconnected by a programmable interconnect structure and provide a self contained integrated circuit architecture which supports basic analog signal processing functions. The analog circuit blocks include basic circuit elements such as operational amplifiers, resistors, and capacitors, which can be programmably connected in a variety of circuit configurations. Users can define the functionality of individual blocks, control their respective characteristics, and interconnect blocks to define an overall architecture. Integrating the elements together in a single integrated circuit has a number of advantages. Critical circuit specifications such as dynamic range and common mode rejection can be more easily controlled, helping to make circuit performance more predictable and reliable. The input and output characteristics of the programmable analog circuit block allow the block to be used within an analog routing pool with other programmable analog circuit blocks to provide more complicated analog circuits without significant degradation in performance. The elimination of external passive components and the addition of programmable interconnect structures for the circuit blocks also reduce the sensitivity of circuit designs to board-level variables and tolerances. Moreover, by removing sensitivity to an analog routing pool and facilitating internal modification of function without changing topologic sensitivity to offset and distortion, an integrated circuit can advantageously be provided with multiple programmable analog circuit blocks and an analog routing pool which can accommodate more complex analog functions.

One advantage of certain programmable analog integrated circuits, such as the ispPAC10™ in-system programmable analog integrated circuit from Lattice Semiconductor Corporation, is that they are fully differential from input to output. This effectively doubles dynamic range as compared to single-ended input/output (I/O), and

affords improved performance with regard to specifications such as power-supply rejection (PSR) and total harmonic distortion (THD). However, to fully exploit the usefulness of the fully differential nature of these programmable analog integrated circuits, and in general any fully differential circuit, other fully differential circuits are
5 needed. For example, many analog circuits utilize a comparator, i.e., a circuit that compares two input voltages, and produces a digital output that is either high or low depending upon the relationship of the two input voltages. Conventional comparators use single-ended inputs for the two input voltages and produce a single-ended output.

Accordingly, it is desirable to have a fully differential comparator, where both
10 inputs are differential inputs, for use with fully differential analog circuits, including programmable analog integrated circuits and/or analog circuits comprising discrete components. Moreover, it is desirable to have a digital to analog converter (DAC) circuit with a differential output so as to provide a suitable differential reference voltage for the fully differential comparator. Additionally, it is desirable to have such fully
15 differential analog circuit components that can be integrated into programmable analog integrated circuits as described above, thereby contributing to the numerous benefits of programmable analog integrated circuits.

SUMMARY OF THE INVENTION

It has been discovered that a double differential comparator can be efficiently
20 implemented utilizing a first comparator stage having a folded cascode with floating gate input terminals and clamped single-ended output, and a capacitively coupled input stage for transferring a weighted sum of input signals to the floating gates of the first comparator stage. Additionally, the double differential comparator can be integrated into fully differential programmable analog integrated circuits. Such fully differential
25 programmable analog integrated circuits can also include a differential output digital-to-analog converter to be used with or without the double differential comparator.

Accordingly, one aspect of the present invention provides a programmable analog integrated circuit for receiving a differential analog input signal and providing a processed differential analog output signal. The programmable analog circuit includes a first programmable analog circuit block, a double differential comparator, and an analog routing pool. The first programmable analog circuit block has first analog circuit block positive and negative input terminals and first analog circuit block positive and negative output terminals. The double differential comparator includes first comparator positive and negative input terminals, second comparator positive and negative input terminals, and comparator positive and negative output terminals. The double differential comparator providing a logic high output signal at the comparator output terminals when a first differential voltage applied to the first comparator input terminals is positive with respect to a second differential voltage applied to the second comparator input terminals. The analog routing pool controlling the routing of the differential analog input signal and signals provided by and to the first programmable analog circuit block and the double differential comparator. The analog routing pool is programmable.

In another aspect of the invention, a double differential comparator includes first comparator positive and negative input terminals, second comparator positive and negative input terminals, and comparator positive and negative output terminals. The double differential comparator providing a logic high output signal at the comparator output terminals when a first differential voltage applied to the first comparator input terminals is positive with respect to a second differential voltage applied to the second comparator input terminals.

The foregoing is a summary and this contains, by necessity, simplifications, generalizations and omissions of detail; consequently, those skilled in the art will appreciate that the summary is illustrative only and is not intended to be in any way limiting. As will also be apparent to one of skill in the art, the operations disclosed

herein may be implemented in a number of ways, and such changes and modifications may be made without departing from this invention and its broader aspects. Other aspects, inventive features, and advantages of the present invention, as defined solely by the claims, will become apparent in the non-limiting detailed description set forth
5 below.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.

10 **Figure 1** is a block diagram of a programmable analog integrated circuit including two double difference comparators.

Figure 2 is a simplified schematic diagram of a programmable analog circuit block such as the programmable analog circuit blocks shown in **Figure 1**.

Figure 3 is a simplified schematic diagram of a portion of a double difference
15 comparator such as the double difference comparator shown in **Figure 1**.

Figure 4 is a simplified schematic diagram of a differential output digital-to-analog converter, such as the differential output digital-to-analog converter shown in **Figure 1**.

Figure 5 illustrates several schemes for interfacing with a digital-to-analog
20 converter.

Figure 6 illustrates functional components of a programmable analog integrated circuit, and the possibilities for interconnecting those components.

DETAILED DESCRIPTION

The following sets forth a detailed description of the best contemplated mode for carrying out the invention. The description is intended to be illustrative of the invention and should not be taken to be limiting.

5 Referring to **Figure 1**, a programmable analog integrated circuit **100** includes two programmable analog circuit blocks **110** and **120**, two double difference comparator blocks **130** and **140**, a differential output digital-to-analog converter (DAC) **150**, and an analog routing pool **160**. Programmable analog integrated circuit **100** also includes support circuitry coupled to interconnect array **160**, such as voltage reference
10 circuit **170**, power-on auto-calibration circuitry **180**, and configuration memory **190**. Differential input signals **162** are received by analog routing pool **160**, and can be routed to any of programmable analog circuit blocks **110** and **120**, double difference comparator blocks **130** and **140**, and external output terminals (not shown), depending upon the programming of analog routing pool **160**. Analog routing pool **160** also
15 controls the routing of the output signals of each of the programmable analog circuit blocks **110** and **120**, double difference comparator blocks **130** and **140**, differential output DAC **150**, and external output terminals.

The routing of the analog routing pool is determined by information stored in memory **190**. More specifically, individual bits stored within memory **190** control
20 whether individual switches of analog routing pool **160** are on or off. Memory **190** also stores similar information for programming the programmable analog circuit blocks **110** and **120**, the double difference comparators **130** and **140**, and the differential output DAC **150**.

Memory **190** can be implemented using both non-volatile and volatile
25 memories, such as static read only memory, dynamic random access memory, static random addressable memory, shift registers, electronically erasable (E²) memory, and

flash memory. Reference voltage circuit 170 provides a stable voltage reference, e.g., 2.5 V, to analog routing pool 160 for use throughout programmable analog integrated circuit 100.

Programmable analog circuit blocks 110 and 120 can include operational
5 amplifiers, resistors, capacitors, and other basic analog circuit elements. Examples of typical programmable analog circuit blocks 110 and 120 include the PACblock illustrated on page 10 of Appendix A of the aforementioned U. S. Provisional Application No. 60/155,512. Another example of programmable analog circuit blocks 110 and 120 is described in the Gorecki patent, and will be described in greater detail
10 below in conjunction with Figure 2. In general, programmable analog circuit blocks 110 and 120 flexibly implement basic analog circuit functions such as precision filtering, summing/differencing, gain/attenuation, and integration.

Programmable analog circuit blocks 110 and 120 can be implemented as single-ended circuit blocks, although in a preferred embodiment, they are fully differential
15 from input to output. Note that for simplicity in Figure 1 (as well as Figure 6), each of the differential input signals 162, each of the two differential input signals to programmable analog circuit blocks 110 and 120, each of the two differential input signals double difference comparator blocks 130 and 140, and each of the differential output signals 112, 122, and 152 are shown as single lines, even though they each
20 preferably represent a differential signal pair. So, for example, differential output signal 164 represents a pair of output signals, one having a positive voltage with respect to the other.

The circuits illustrated are implemented with fully differential circuit pathways in their preferred embodiments, although single-ended operation is possible by design,
25 by programming, or via conversion circuits at the input and output nodes. Differential architecture substantially increases dynamic range as compared to single-ended I/O,

while affording improved performance with regard to circuit specifications such as common mode rejection and total harmonic distortion. Moreover, differential operation affords added immunity to variations in the circuit's power supply.

Automatic calibration circuit **180** is used to calibrate circuit elements of programmable analog integrated circuit **100**, such as programmable analog circuit blocks **110** and **120**. Typically, a calibration mode is initiated by, for example, a circuit power on signal (i.e., anytime the circuit is turned on) or by a specific calibrate command signal that allows calibration to be requested at any time. In a preferred embodiment, simultaneous successive approximation routines (SAR) are used to determine the amount of offset error referred to each of the output amplifiers used in programmable analog circuit blocks **110** and **120**. That error is then nulled by a calibration DAC for each output amplifier. The calibration constant can be stored in memory **190**, but is preferably recomputed each time programmable analog integrated circuit **100** enters a calibration mode. One example of an automatic calibration circuit **180** is described in U.S. Patent Application No. 09/053,251, entitled "Offset Voltage Calibration DAC with Reduced Sensitivity to Mismatch Errors," by James L. Gorecki and Yaohua Yang, which is incorporated herein by reference in its entirety.

Double difference comparator blocks **130** and **140** provide truly differential comparators where both inputs are differential inputs and the output is a differential output. In principle, comparators **130** and **140** operate no differently than any standard, single-ended comparator, i.e., whenever the plus (or signal) input is positive with respect to the minus (or reference) input, the comparators' logic output signal will be high, otherwise they will be low. However, with the double difference comparators **130** and **140**, both the plus and minus input terminals can receive a positive (V_{in+}) and a negative (V_{in-}) input signal, with the differential input voltage defined as $[(V_{in+}) - (V_{in-})]$. Thus, the output of comparator **130** or **140** is high whenever the differential voltage on the plus input is positive with respect to the differential input voltage on the

minus input. Like programmable analog circuit blocks 110 and 120, double difference comparators 130 and 140 provide output signals (132 and 142, respectively) that can be accessed by pins external to programmable analog integrated circuit 100 or routed to other parts of circuit 100 (e.g., double difference comparators 130 and 140) either
5 directly or through some switching circuitry such as analog routing pool 160. Additionally, and as seen below in conjunction with **Figure 6**, a number of user programmable features can be implemented to optimize the utility of the double difference comparators.

In many applications using comparators, it is desirable to compare a signal to a
10 known reference. This can be accomplished with programmable analog integrated circuit 100 in a variety of ways. For example, a reference signal can be coupled to one of the differential inputs 162, and subsequently routed to one or both of the double difference comparators 130 and 140 via analog routing pool 160. Similarly, a differential output signal from one of the programmable analog circuit blocks 110 and
15 120 can be routed to one or both of the double difference comparators 130 and 140 via analog routing pool 160. Finally, differential output DAC 150 can be programmed to produce a differential analog signal that is routed to one or both of the double difference comparators 130 and 140 via analog routing pool 160.

Figure 2 is a simplified schematic diagram of a programmable analog circuit
20 200, such as programmable analog circuit block 110 and 120. Programmable analog circuit 200 includes polarity control circuits 210 and 220, input transconductors 230 and 240, terminator circuit 250, differential amplifier 260, programmable capacitor arrays 270 and 280, and feedback transconductor 290. Programmable analog circuit 200 is typically programmed using information stored within a memory, such as memory 190
25 of **Figure 1**.

Polarity control for input signals provided to input transconductors 230 and 240 is performed by polarity control multiplexers 210 and 220. Polarity control multiplexers 210 and 220 each receive a single differential input signal, and, under control of information stored in a memory, couple the signal to both the positive '+' and negative '-' transconductor inputs. Transconductors are differential voltage to
5 differential current converters, and typically have high input impedance, e.g., 10^{10} ohms and high output impedance, e.g., greater than 10^6 ohms.

The high input impedance permits the input of the transconductor to be connected to other devices without drawing DC current, i.e., without loading down the
10 other devices. For example, MOS devices preceding the input to the transconductor have no DC current flowing through them, and therefore they do not contribute to noise or distortion in the circuit. Additionally, the high output impedance permits several transconductors to be connected in parallel, thus summing the currents of the transconductors without affecting the transconductance value of each individual
15 transconductor. The transconductor output currents can also be turned off (i.e., tri-stated), thus effectively eliminating the transconductor from the circuit.

By coupling the outputs of differential amplifier 260 to the inputs of differential amplifier 260, these inputs effectively become a virtual ground, i.e., a point in the circuit which is effectively held to zero differential voltage by means of the high gain of
20 differential amplifier 260. Thus, differential amplifier 260 holds differential amplifier inputs effectively to zero differential voltage and provides a low output impedance to drive external circuitry or other programmable analog circuit blocks. By holding the virtual ground to effectively zero differential voltage, differential amplifier 260 performs the linear signal summing function as mentioned above while reducing
25 distortion due to parasitic capacitances at the outputs of the transconductors and the capacitor arrays.

Programmable capacitor arrays 270 and 280 are used to add or eliminate capacitance from programmable analog circuit 200. Each programmable capacitor array 270, 280 includes integrated capacitors and a plurality of MOS switches controlling which, if any, integrated capacitor is active within programmable analog circuit 200. Capacitors that are not active within the capacitor array are automatically connected to the reference voltage, thereby eliminating the capacitors from any circuit interaction.

Figure 3 is a simplified schematic diagram of a portion of a double difference comparator 300. In general, double differential comparators such as those shown in Figure 1 comprise a first stage comparator, typically a folded cascode input stage with clamped single-ended output. This first stage drives a secondary voltage comparator that uses a reference input signal set by the diode-connected side of the folded cascode stage. A schmitt trigger is typically used as a final gain stage. Figure 3 illustrates the first stage of the comparator, along with a capacitively coupled input stage for transferring a weighted sum of the input signals to floating gates of the comparator first stage.

P-channel MOSFETs 310 and 320, coupled at their sources, provide a differential input comparator whose input terminals are coupled to the floating gates of the MOSFETs. Each of the floating gates of MOSFETs 310 and 320 are coupled to two voltage input terminals through respective coupling capacitors. Thus, first positive input terminal 330 is coupled through capacitor 335, first negative input terminal 340 is coupled through capacitor 345, second positive input terminal 350 is coupled through capacitor 355, and second negative input terminal 360 is coupled through capacitor 365. Note that through the use of coupling capacitors, and the illustrated scheme where opposite polarity signals from the same differential pair are coupled to different floating gates, double difference comparison is efficiently accomplished. Common-source

(CMSO) amplifier 315 serves as a buffer for an external output pin used during calibration of double difference comparator 300.

Double difference comparator first stage 300 also includes hysteresis capacitors 370 and 380 selectively coupled (via switches 375 and 385) in parallel with, for example, coupling capacitors 355 and 365, respectively. Use of hysteresis capacitors 370 and 380 supports a hysteresis function for the comparator's "trip point."

Each of the coupling capacitors 335, 345, 355, and 365 has an associated trim capacitor 337, 347, 357, and 367 coupled in parallel. Each trim capacitor 337, 347, 357, and 367 is typically implemented as a bank of several individual capacitors coupled in parallel, and each of these individual capacitors is coupled in series with a manufacturer-controlled switch so that individual capacitors can be selectively included or excluded from the circuit. The values of the individual trim capacitors are numerically weighted (*e.g.*, binarily weighted), and typically scaled to each have a capacitance that is some set percentage of the associated "fixed" capacitor (*e.g.*, capacitor 335, 345, 355, or 365). Although not shown, coupling capacitors 335, 345, 355, and 365 can include "fixed" trim capacitors in addition to the trim capacitors coupled in series with manufacturer-controlled switches. Alternately, the trim capacitors can be designed to be automatically electronically coupled into the circuit so that the trimming process involves opening switches to remove associated trim capacitors from the circuit. Access to the manufacturer-controlled switches is usually limited by an integrated circuit programming or I/O interface command or secret key value. Note that capacitor trim circuits and techniques may be less important, or even unnecessary, where the circuit fabrication processes yield good capacitor matching. In such cases, parasitic effects due to switches and control lines used in the trim circuits can cause substantial offset shifts, which can be more detrimental to the performance of the circuit than any fabrication-process-induced capacitor mismatch.

For optimum operation of a double difference comparator using comparator first stage 300, it may be desirable to match the capacitances of the two halves of the comparator first stage. Although the capacitors on each side of the comparator first stage are typically designed to be nominally equal, and thus the capacitances of the two halves are nominally equal, process variation and manufacturing differences inevitably lead to capacitive mismatch that, if substantial, must be addressed using the trim capacitors. The difficulty of the capacitor trim process is compounded by the fact that MOSFETs 310 and 320 have floating gates. Consequently, a three step trim process is utilized to achieve best performance from double difference comparators: (1) match the same side input coupling capacitors, e.g., match the combined capacitance of 335 and 337 to the combined capacitance of 365 and 367; (2) match the floating gate voltages v_{fgl} and v_{fgr} ; and (3) match capacitances of the right side of the comparator input stage to those of the left side.

To perform the first trim step on, for example, the left side of comparator first stage 300, MOSFET 320 is turned off so that the floating gate voltage is as high as possible, and MOSFET 310 effectively becomes a source follower. Starting with the center value of the trim capacitor arrays 337 and 367, and stepping these trim capacitors in opposite and equal directions from the common mode voltage. The difference between the initial and post-step values (i.e., the change in the floating gate voltage on MOSFET 310, Δv_{fgl}) indicates the error in matching the capacitances of capacitor 335 plus capacitor 337, with capacitor 365 plus capacitor 367. These changes can be observed at the output of CMSO amplifier 315, which buffers the common-source voltage of the two PMOS devices. If Δv_{fgl} is positive, the capacitance associated with input terminal 330 is greater than that of input terminal 360, and the capacitances can be equalized by adding trim capacitors to 365 (i.e., switching in additional trim capacitors that are part of trim capacitor array 367) or subtracting trim capacitors from 335. Conversely, for negative Δv_{fgl} , trim capacitors are added to 335 or subtracted from

365. A similar process is used to match the capacitors on the right side of comparator first stage 300.

To match the floating gate voltages v_{gl} and v_{gr} , all of the left side comparator inputs are tied together (including the hysteresis capacitor 380), and all off the right side comparator inputs are tied together. A differential sawtooth signal is applied across the two comparator sides, and the time that the comparator output is high (T_h) is measured. The offset is determined from the equation $V_{off} = V_{pp}(0.5 - T_h/P)$, where V_{pp} is the peak-to-peak voltage of the sawtooth and P is the period of the sawtooth. The offset voltage is then used to determine a trim voltage to apply across a tunnel oxide associated with one of the floating gates, thereby depositing a desired charge on the floating gate to achieve the desired matching characteristics.

The goal of the last trim step is to match the total capacitance ratio for the left side of comparator first stage 300, with that of the right side, but without disturbing the relationship between capacitors on one side, e.g., the relationship between capacitors 335 and 365. This trim step can be accomplished using a technique similar to the second trim step, but where the capacitors are connected as in normal operation. Input terminals 360 and 350 are connected together and biased to 3 VDC, while the sawtooth signal from the second trim step is then applied to 330 and 340, and the offset measured as $V_{off} = V_{pp}(0.5 - T_h/P)$. The change in offset voltage associated with adjusting both trim capacitor arrays on the same side of comparator first stage 300 is monitored, and both trim capacitor array adjustments repeated as necessary until the offset is minimized.

Referring to **Figure 4**, a simplified schematic diagram of a differential output digital-to-analog converter 400 is shown. Differential output digital-to-analog converter 400 is based on a resistor-string architecture, and includes additional taps of the resistor string for on-chip use as fixed reference voltages (e.g., full-scale reference voltages

VRH and VRL, and half-scale reference voltages VHP and VHM), and to drive hysteresis inputs (e.g., the two least significant bits of output from DAC 400).

Reference amplifier 410 provides the reference voltage based on VCOM, which is generated from a bandgap reference circuit. A differential voltage amplifier 420 allows

5 DAC 400 to drive resistive and capacitive loads differentially.

At its core, differential output digital-to-analog converter 400 is based on an intrinsic 8-bit differential DAC 430 including analog switches and decode circuitry to multiplex the appropriate resistor tap voltage to the output. The resistor string is segmented into 256 legs for RH 440 (shared between RH1 and RH2), 256 legs for RL
10 450 (shared between RL1 and RL2), and 171 legs for RTAIL 460 (shared between RTAIL1 and RTAIL2). The portions of the resistor string within intrinsic 8-bit DAC 430 include two 128 leg resistor strings RH2 445 and RL1 455, so as to allow differential DAC output to range between $\pm(VRH - VRL - 1LSB)$, while still utilizing an 8-bit address.

15 In general, externally programming a programmable analog integrated circuit, such as circuit 100, requires some form of interface made external to the circuit. Examples of suitable I/O interfaces include the serial peripheral interface (SPI) from Motorola, Inc., the Joint Test Access Group (JTAG) interface associated with the IEEE Standard Test Access Port and Boundary Scan Architecture (IEEE 1149.1), and simple
20 parallel ports. Use of these, and other, interfaces for programming integrated circuits is well known to those having ordinary skill in the art. Figure 5 illustrates several of these schemes used specifically for interfacing with a digital-to-analog converter. In a typical implementation, interface modes are user selectable from among a direct 8-bit parallel port, a serial JTAG address mode, and a serial SPI address mode.

25 Data input to the DAC, whether in serial or parallel mode, determines its output value, and coding of the DAC is in straight binary corresponding to pre-specified input-

to-output relationships as determined by the resistor string used. Addressing modes are controlled via address mode logic 500 in combination with MUX 510, which typically use user-programmable memory, signals from external pins, or some combination of the two. The various input data paths used to implement the various DAC addressing
5 modes are described below.

JTAG/Direct & SPI 520: In this mode, the DAC can be addressed directly, bypassing E² configuration memory 560 via the standard JTAG serial interface protocol through serial input data latches 580. Using this serial addressing mode retains the ability to reprogram the DAC at any time without having to reconfigure the interface
10 from one mode to another. Similarly, in SPI mode the DAC can be addressed directly. The SPI serial interface is one of the most widely used protocols for communication with mixed signal devices of all types. While in the SPI addressing mode, programming of the DAC E² configuration memory 560 is usually not possible.

JTAG/E² 530: The power-up state of the DAC is determined by configuration
15 memory, for example E² configuration memory 560. In this mode, the 8-bit DAC input code can still be changed, but only by reprogramming the E² configuration memory 560 via JTAG command and subject to the maximum number of programming cycles allowed. This mode is preferably used where the DAC setting must be retained when device power has been cycled off and then on again.

20 Parallel 540: This mode allows direct parallel update access to the DAC via parallel input data latches 550. The DAC can be updated continuously without affecting E² configuration memory 560 programming cycle endurance. Additionally, DAC E² configuration memory 560 can still be programmed via serial JTAG commands directly from values stored in parallel input data latches 550.

25 **Figure 6** illustrates functional components of a programmable analog integrated circuit, and the possibilities for interconnecting the components. Additionally **Figure 6**

is an example of the software-based graphical user interface that can be used to program programmable analog integrated circuits, such as that shown in **Figure 1**. For example, the analog routing pool of **Figure 1** is schematically represented by, inter alia, wiring lines 160. Programming a connection through the analog routing pool utilizing
5 software-based graphical user interface is illustrated by line 660 which joins one of the differential inputs of double difference comparator 130 with the differential output of DAC 150. Similarly various input terminals 162 and 164 can be coupled to input terminals of programmable analog circuit blocks 110 and 120 and double difference comparators 130 and 140.

10 Thus, in the embodiment illustrated in **Figure 6**, all inputs to the comparators 130 and 140 can be accessed from several different points including signals external to the programmable analog integrated circuit. When first shown to a user of the software-based graphical user interface, the inputs to the comparators appear not to be connected to any signal source. However, when no connection chosen, the differential input
15 terminals for the comparators can be connected to an internal DC reference voltage. Thus, if one of the differential input terminals of comparator 130 was left unconnected, by the user, the differential voltage on that input would be 0V. Consequently, any positive differential voltage on the other differential input of comparator 130 would result in a logic 1 output, and any negative differential voltage a logic 0.

20 As illustrated, the plus input path of comparator 140 effectively performs a negation of the differential voltage to that input. The utility of this operation is that an identical differential signal can be applied to the plus inputs of both comparator 130 and 140 and result in a symmetrical window about 2.5V. For example if the +1.5VDC input line is connected to both comparator plus inputs, comparator 130's plus input is +1.5V
25 differential, and comparator 140's plus input is then -1.5V differential. If both minus inputs were both connected to 164 (the external comparator input pins) the result would be a logic 1 on 130 when the external input was below +1.5Vdiff and a logic 1 on 140

whenever it was above -1.5Vdiff. Furthermore, the WINDOW pin 632 (window compare output pin) which is the output terminal for the exclusive OR logic 630 coupled between the two output terminals of comparators 130 and 140, provides a logic 0 signal any time the signal was between +/-1.5Vdiff on the external input and a logic 1 signal anytime it was outside that window.

Still another programming option typically provided to a user is the ability to enable or disable the aforementioned comparator hysteresis. Hysteresis is useful in situations where a slow moving signal, or an uncertain transition condition exists that would otherwise result in excessive noise on the comparator output.

Figure 6 is merely illustrative of some of the features and programmability of an example of programmable analog integrated circuit, and those having ordinary skill in the art will readily recognize different configurations and programmability options to achieve different analog circuit applications. The invention is not limited by any transistor or capacitor sizes or by voltage levels disclosed herein. The invention is not limited by CMOS technology, and the invention can be implemented in NMOS, PMOS, bipolar or other technologies.

The description of the invention set forth herein is illustrative and is not intended to limit the scope of the invention as set forth in the following claims. Variations and modifications of the embodiments disclosed herein may be made based on the description set forth herein, without departing from the scope and spirit of the invention as set forth in the following claims.

WHAT IS CLAIMED IS:

- 1 1. A programmable analog integrated circuit for receiving a differential analog
2 input signal and providing a processed differential analog output signal, the
3 programmable analog circuit comprising:
4 a first programmable analog circuit block, the first programmable analog circuit
5 block having first analog circuit block positive and negative input
6 terminals and first analog circuit block positive and negative output
7 terminals;
8 a double differential comparator, the double differential comparator including:
9 first comparator positive and negative input terminals;
10 second comparator positive and negative input terminals; and
11 comparator positive and negative output terminals, the double
12 differential comparator providing a logic high output signal at the
13 comparator output terminals when a first differential voltage
14 applied to the first comparator input terminals is positive with
15 respect to a second differential voltage applied to the second
16 comparator input terminals; and
17 an analog routing pool, the analog routing pool controlling the routing of the
18 differential analog input signal and signals provided by and to the first
19 programmable analog circuit block and the double differential
20 comparator, the analog routing pool being programmable.
- 1 2. The programmable analog integrated circuit of claim 1 further comprising:
2 a memory coupled to the analog routing pool, the memory storing information
3 for use in programming the analog routing pool.

1 3. The programmable analog integrated circuit of claim 2, wherein the memory
2 is a nonvolatile memory.

1 4. The programmable analog integrated circuit of claim 1 further comprising:
2 a second programmable analog circuit block, the second programmable analog
3 circuit block having second analog circuit block positive and negative
4 input terminals and second analog circuit block positive and negative
5 output terminals.

1 5. The programmable analog integrated circuit of claim 1, wherein the first
2 programmable analog circuit block further comprises:
3 a first input transconductor, the input transconductor having a programmable
4 transconductance, the input transconductor having an input
5 transconductor positive input terminal and an input transconductor
6 negative input terminal coupled to receive the differential analog input
7 signal and an input transconductor positive output terminal and an input
8 transconductor negative output terminal;
9 an amplifier, the amplifier including first and second amplifier input terminals
10 and first and second amplifier output terminals, the positive and negative
11 input transconductor output terminals being coupled to the first and
12 second amplifier input terminals, the amplifier output terminals being
13 coupled to the first and second amplifier input terminals, the amplifier
14 output terminals providing the processed differential analog output
15 signal; and
16 a feedback transconductor, the feedback transconductor including a feedback
17 transconductor positive input terminal and a feedback transconductor
18 negative input terminal and a feedback transconductor positive output
19 terminal and a feedback transconductor negative output terminal, the

20 feedback transconductor positive and negative input terminals being
21 coupled to the first and second amplifier output terminals and the
22 feedback transconductor positive and negative output terminals being
23 coupled to the first and second amplifier input terminals.

1 6. The programmable analog integrated circuit of claim 1 further comprising:
2 a differential output digital to analog converter, the differential output digital to
3 analog converter having a plurality of digital input terminals and digital
4 to analog converter positive and negative output terminals.

1 7. The programmable analog integrated circuit of claim 6 wherein the analog
2 routing pool controls the routing of signals provided by the differential output digital to
3 analog converter.

1 8. The programmable analog integrated circuit of claim 6 wherein the digital to
2 analog converter positive and negative output terminals are selectively coupled,
3 respectively, to at least one of the first comparator positive and negative input terminals,
4 and the second comparator positive and negative input terminals.

1 9. The programmable analog integrated circuit of claim 6 further comprising:
2 at least one of a serial peripheral interface (SPI), a Joint Test Access Group
3 (JTAG) interface, and a parallel interface, the plurality of digital input
4 terminals of the differential output digital to analog converter being
5 accessible through the at least one of a serial peripheral interface (SPI), a
6 Joint Test Access Group (JTAG) interface, and a parallel interface.

1 10. The programmable analog integrated circuit of claim 6 wherein the a
2 differential output digital to analog converter further comprises:

3 a reference amplifier operable to provide a reference voltage at a reference
4 amplifier output terminal;
5 a first multiple segment resistor string coupled to the reference amplifier output
6 terminal, the first multiple segment resistor string including:
7 a first plurality of segment switches and
8 first decode logic ; and
9 a second multiple segment resistor string coupled in series with the first multiple
10 segment resistor string, the second multiple segment resistor string
11 including:
12 a second plurality of segment switches and
13 second decode logic.

1 11. The programmable analog integrated circuit of claim 1 wherein the double
2 differential comparator further comprises:
3 a differential input comparator having first and second floating gate input
4 terminals; and
5 a capacitively coupled input stage coupled to the differential input comparator,
6 the capacitively coupled input stage including a plurality of input
7 terminals and providing to the first and second floating gate input
8 terminals a weighted sum of signals applied to the plurality of input
9 terminals.

1 12. The programmable analog integrated circuit of claim 11 wherein the a
2 differential input comparator further comprises a first p-channel MOSFET and a second
3 p-channel MOSFET, the first and second p-channel MOSFETs being coupled together
4 at their respective source terminals, wherein the first floating gate input terminal is
5 coupled to the gate of the first p-channel MOSFET, and wherein the second floating
6 gate input terminal is coupled to the gate of the second p-channel MOSFET.

1 13. The programmable analog integrated circuit of claim 11 wherein the
2 capacitively coupled input stage further comprises:
3 a first comparator positive input capacitor coupled between the first comparator
4 positive input terminal and the first floating gate input terminal;
5 a first comparator negative input capacitor coupled between the first comparator
6 negative input terminal and the second floating gate input terminal;
7 a second comparator positive input capacitor coupled between the second
8 comparator positive input terminal and the second floating gate input
9 terminal; and
10 a second comparator negative input capacitor coupled between the second
11 comparator negative input terminal and the first floating gate input
12 terminal.

1 14. The programmable analog integrated circuit of claim 13 wherein at least one
2 of the input capacitors has at least one trim capacitor coupled in parallel with the at least
3 one of the input capacitors.

1 15. The programmable analog integrated circuit of claim 14 wherein the at least
2 one trim capacitor includes a plurality of trim capacitors, each of the plurality of trim
3 capacitors coupled in series with an associated manufacturer-controlled switch, and
4 each of the plurality of trim capacitors and associated manufacturer-controlled switches
5 being coupled in parallel with each other of the plurality of trim capacitors coupled in
6 series with an associated manufacturer-controlled switch.

1 16. The programmable analog integrated circuit of claim 15 wherein the
2 plurality of trim capacitors are numerically weighted.

1 17. The programmable analog integrated circuit of claim 13 further comprising:
2 a first hysteresis capacitor selectively coupled in parallel with the second
3 comparator positive input capacitor; and
4 a second hysteresis capacitor selectively coupled in parallel with the second
5 comparator negative input capacitor.

1 18. The programmable analog integrated circuit of claim 1 further comprising:
2 a second double differential comparator, the double differential comparator
3 including:
4 first second comparator positive and negative input terminals;
5 second second comparator positive and negative input terminals; and
6 second comparator positive and negative output terminals, the second
7 double differential comparator providing a logic high output
8 signal at the second comparator output terminals when a third
9 differential voltage applied to the first second comparator input
10 terminals is positive with respect to a fourth differential voltage
11 applied to the second second comparator input terminals;
12 wherein the analog routing pool controls the routing of signals provided by and
13 to the second double differential comparator.

1 19. A double differential comparator comprising:
2 first comparator positive and negative input terminals;
3 second comparator positive and negative input terminals; and
4 comparator positive and negative output terminals, the double differential
5 comparator providing a logic high output signal at the comparator output
6 terminals when a first differential voltage applied to the first comparator

7 input terminals is positive with respect to a second differential voltage
8 applied to the second comparator input terminals.

1 20. The double differential comparator of claim 19 further comprising:
2 a differential input comparator having first and second floating gate input
3 terminals; and
4 a capacitively coupled input stage coupled to the differential input comparator,
5 the capacitively coupled input stage including a plurality of input
6 terminals and providing to the first and second floating gate input
7 terminals a weighted sum of signals applied to the plurality of input
8 terminals.

1 21. The double differential comparator of claim 20 wherein the a differential
2 input comparator further comprises a first p-channel MOSFET and a second p-channel
3 MOSFET, the first and second p-channel MOSFETs being coupled together at their
4 respective source terminals, wherein the first floating gate input terminal is coupled to
5 the gate of the first p-channel MOSFET, and wherein the second floating gate input
6 terminal is coupled to the gate of the second p-channel MOSFET.

1 22. The double differential comparator of claim 20 wherein the capacitively
2 coupled input stage further comprises:
3 a first comparator positive input capacitor coupled between the first comparator
4 positive input terminal and the first floating gate input terminal;
5 a first comparator negative input capacitor coupled between the first comparator
6 negative input terminal and the second floating gate input terminal;
7 a second comparator positive input capacitor coupled between the second
8 comparator positive input terminal and the second floating gate input
9 terminal; and

10 a second comparator negative input capacitor coupled between the second
11 comparator negative input terminal and the first floating gate input
12 terminal.


1 23. The double differential comparator of claim 22 wherein at least one of the
2 input capacitors has at least one trim capacitor coupled in parallel with the at least one
3 of the input capacitors.

1 24. The double differential comparator of claim 23 wherein the at least one trim
2 capacitor includes a plurality of trim capacitors, each of the plurality of trim capacitors
3 coupled in series with an associated manufacturer-controlled switch, and each of the
4 plurality of trim capacitors and associated manufacturer-controlled switches being
5 coupled in parallel with each other of the plurality of trim capacitors coupled in series
6 with an associated manufacturer-controlled switch.

1 25. The double differential comparator of claim 24 wherein the plurality of trim
2 capacitors are numerically weighted.



1 26. The double differential comparator of claim 22 further comprising:
2 a first hysteresis capacitor selectively coupled in parallel with the second
3 comparator positive input capacitor; and
4 a second hysteresis capacitor selectively coupled in parallel with the second
5 comparator negative input capacitor.

1/5



100

FIG. 1

$2/5$ 

3/5




FIG. 4




FIG. 5




FIG. 6

INTERNATIONAL SEARCH REPORT

Intern. Application No

PCT/US 00/26180

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G06G7/06 H03F3/45

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G06G H03F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 912 567 A (CRUZ JOSE M ET AL) 15 June 1999 (1999-06-15)	19
Y	column 2, line 10 -column 3, line 55; figures 1,2	20
A	US 5 574 678 A (GORECKI JAMES L) 12 November 1996 (1996-11-12) cited in the application column 3, line 2 - line 40; figure 1	1,2,4,5
Y	US 5 557 234 A (COLLINS STEPHEN) 17 September 1996 (1996-09-17)	20
A	column 4, line 18 -column 5, line 25; figure 1	1,11

☐ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents:

A document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the international filing date

I document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search

12 December 2000

Date of mailing of the international search report

20/12/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Ledrut, P.

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 00/26180

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5912567 A	15-06-1999	NONE	
US 5574678 A	12-11-1996	AU 5026096 A	18-09-1996
		AU 5133396 A	18-09-1996
		AU 5172396 A	18-09-1996
		AU 5172496 A	18-09-1996
		EP 0759228 A	26-02-1997
		EP 0759229 A	26-02-1997
		EP 0759226 A	26-02-1997
		EP 0759230 A	26-02-1997
		JP 10505988 T	09-06-1998
		JP 10506253 T	16-06-1998
		JP 10506734 T	30-06-1998
		JP 10505989 T	09-06-1998
		WO 9627235 A	06-09-1996
		WO 9627239 A	06-09-1996
		WO 9627237 A	06-09-1996
		WO 9627238 A	06-09-1996
		US 5617064 A	01-04-1997
		US 5493205 A	20-02-1996
		US 5510738 A	23-04-1996
		US 5666087 A	09-09-1997
US 5557234 A	17-09-1996	DE 69318834 D	02-07-1998
		DE 69318834 T	24-09-1998
		EP 0635173 A	25-01-1995
		WO 9317493 A	02-09-1993